An Introduction to Logic Circuit Testing provides a detailed coverage of techniques for test generation and testable design of digital electronic circuits/systems. The material covered in the book should be sufficient for a course, or part of a course, in digital circuit testing for senior-level undergraduate and first-year graduate students in Electrical Engineering and Computer Science. The book will also be a valuable resource for engineers working in the industry. This book has four chapters. Chapter 1 deals with various types of faults that may occur in very large scale integration (VLSI)-based digital circuits. Chapter 2 introduces the major concepts of all test generation techniques such as redundancy, fault coverage, sensitization, and backtracking. Chapter 3 introduces the key concepts of testability, followed by some ad hoc design-for-testability rules that can be used to enhance testability of combinational circuits. Chapter 4 deals with test generation and response evaluation techniques used in BIST (built-in self-test) schemes for VLSI chips.
Read More
Specifications
Book Details
Imprint
Morgan & Claypool Publishers
Publication Year
2007
Series & Set Details
Series Name
Synthesis Lectures on Digital Circuits and Systems
Dimensions
Width
0.23 Inches (US)
Height
235 mm
Length
187 mm
Weight
0.45 Pounds (US)
Be the first to ask about this product
Safe and Secure Payments.Easy returns.100% Authentic products.