


Brings together microarchitectural techniques for harvesting more instruction-level parallelism (ILP) to achieve better processor performance that have been proposed and implemented in real machines. This text is intended for an advanced computer architecture course or a course in superscalar processor design.
| Imprint |
|
| Publication Year |
|
| Series Name |
|
| Width |
|
| Height |
|
| Length |
|
| Weight |
|