This book presents a study on how thread and data mapping techniques can be used to improve the performance of multi-core architectures. It describes how the memory hierarchy introduces non-uniform memory access, and how mapping can be used to reduce the memory access latency in current hardware architectures. On the software side, this book describes the characteristics present in parallel applications that are used by mapping techniques to improve memory access. Several state-of-the-art methods are analyzed, and the benefits and drawbacks of each one are identified.
Read More
Specifications
Book Details
Imprint
Springer International Publishing AG
Dimensions
Height
235 mm
Length
155 mm
Weight
454 gr
Be the first to ask about this product
Safe and Secure Payments.Easy returns.100% Authentic products.